A 8-bit 10-MSample/s Folding & Interpolation ADC using Preamplifier Sharing Method
نویسندگان
چکیده
منابع مشابه
A CMOS 8 bit , 400 Msamples / s , 125 Mhz bandwidth ADC for Gigabit Ethernet and other Embedded Applications
A 8bit high speed A/D converter for applications in fast Ethernet local area network has been designed in 0.25u CMOS, 3.3V technology. The project is more of an attempt to understand and figure out principal design challenges for such a fast A/D converter for Gigabit Ethernet applications. Important concepts like folding, interpolating for reducing the power and area, averaging technique for im...
متن کاملA 2.5 V 10 bit SAR ADC
Presented here is a lObit SAR ADC working over a wide supply range of 5.W to 2.W. The circuit is built in a CMOS process with Metal-Poly capacitors. Issues related to low voltage sampling circuitry design and low voltage high speed comparator design are discussed. Silicon evaluation results are presented.
متن کاملPipeline ADC using Switched Capacitor Sharing Technique with 2.5 V, 10-bit
This paper presents 10-bit, 1.5 MS/s, 2.5V, Low Power Pipeline analog to digital converter using capacitor coupling techniques. A capacitance coupling folded-cascade amplifier effectively saves the power consumption of gain stages of ADC in a 0.25 μm CMOS technology. The ADC also achieves Low power Consumption by the sharing an op-amp between two successive pipeline stage further reduction of p...
متن کاملAn 8-b 650-MHz Folding ADC
An 8-b 650-MHz folding analog-to-digital converter (ADC) with analog error correction in the comparators is presented. With an input frequency of 150 MHz, 7.8 effective bits are obtained. The ADC is implemented in a 1-pm 13-GHz triple-level interconnect bipolar process, requiring 850 mW from a single -4.5-V supply. The die size is 4.2 mm’.
متن کاملA 10-bit 250MS/s Pipelined ADC With a Merged S/H & 1 Stage Using an Optimal Opamp Sharing Technique
This paper presents a very high-speed low-power 10bit pipelined ADC in a 90nm CMOS technology. A modified opamp-sharing technique is proposed which enables merging the S/H and first stage with optimum power saving. The new technique saves power by changing the bias currents of the input and output stages of the amplifier. Stage scaling and low power dynamic comparators are also utilized to redu...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of IKEEE
سال: 2013
ISSN: 1226-7244
DOI: 10.7471/ikeee.2013.17.3.275